




PRIME Z390-A board

Rev 1.00  
2018.05



Copyright Reserved







**Title :**

**Engineer:**

Size

A3


Project Name


Rev

R1.00

Date: Tuesday, July 24, 2018

Sheet 4 of 139





Variant Name				
Date				
Title				
Size	Document Number			Rev
Custom	Doc			1
Date	Tuesday, July 26, 2016	Time	6:02	129

<Variant Name>

Title

<Title>

Size

A

Document Number

<Doc>

Rev

<RevCode>

Date:

Tuesday, July 24, 2018

Sheet

8

of

129

<Variant Name>

Title

<Title>

Size

A

Document Number

<Doc>

Rev

<RevCode>

Date:

Tuesday, July 24, 2018

Sheet

9

of

129





<Variant Name>

Title

<Title>

Size

A

Document Number

<Doc>

Rev

<RevCode>

Date:

Tuesday, July 24, 2018


Sheet

11

of

129

we use  $3.8A \cdot 2PCS = 7.6A$



Title <Title>			
Size A3	Document Number <Doc>		Rev <Rev/Code>
Date Tuesday, July 24, 2018	Sheet	12 of 129	



<Variant Name>

Title

<Title>

Size

A

Document Number

<Doc>

Rev

<RevCode>

Date:

Tuesday, July 24, 2018

Sheet

14

of

129

<Variant Name>

Title

<Title>

Size

A

Document Number

<Doc>

Rev

<RevCode>

Date:


Tuesday, July 24, 2018





Sheet

15

of


129

















+VSB\_ATX => +3VSB\_ATX




+1.8V\_A



## USBKB




## 5VDUAL\_AUX



```
set MODE pin (AUX & USB)
```


```
set MODE pin (AUX & USB)
```



20180308 dual

控制S0IX UP7501

0308



20180308 dual


For BACKFEED CUT DSW#  
D85/85/84/83                      D85/85/84/83

For BACKFEED CUT#  
85/94/83 85/

BACKFEED\_CUT\_DSW#\_S0IDLE  
D95/85/84/83/80x D95/85/

```
Default low +5V_DUAL_USRNG2 Enable
Active HIGH +5V_DUAL_USRNG2 disable
```


20180308 dual



20180131

20170901 add








1229 SLPS4#**接到**VDDQ\_EN

[illegible]



		<b>Title :</b> POWER SEQUENCE	
ASUSTek COMPUTER INC.		<b>Engineer:</b> RAY	
Size A3	Project Name  <div style="text-align: center; font-size: 1.2em; font-weight: bold;">SkyLake VC</div>	Rev B1.00	
Date: Tuesday, July 24, 2018		Sheet 23	of 129

20150715

Default startup voltage OVP circuit



141106 臺灣R.C.進1000P



\*Version Name\*

20160520 follow Strix Z270




20180116 remove

0222 移除+5VSB\_AUD

<Variant Name>

File	
<Title>	
Revision Number	
Issue	<Doc>
Date	Tuesday, July 26, 2016
Page	25 of 128





+VDDQ Power Monitor

+VCCGT Power Monitor

+5V Power Monitor

+VCCSA Power Monitor

+VCORE Power Monitor

+1.05V\_A Power Monitor

+VCCIO Power Monitor

+5VSB\_ATX Power Monitor

A1	A0	Address
Gnd	Gnd	1000000 ; 40
Gnd	Vcc	1000001 ; 41
Gnd	SDA	1000010 ; 42
Gnd	SCL	1000011 ; 43
Vcc	Gnd	1000100 ; 44
Vcc	Vcc	1000101 ; 45
Vcc	SDA	1000110 ; 46
Vcc	SCL	1000111 ; 47
SDA	Gnd	1001000 ; 48
SDA	Vcc	1001001 ; 49
SDA	SDA	1001010 ; 4A
SDA	SCL	1001011 ; 4B
SCL	Gnd	1001100 ; 4C
SCL	Vcc	1001101 ; 4D
SCL	SDA	1001110 ; 4E
SCL	SCL	1001111 ; 4F

+5VSB

+5V

+3V

+3VSB\_ATX Power Monitor

<Variant Name>

+3V Power Monitor

+12V Power Monitor

~Variant Name~

		Title : <b>Power monitor-2</b>	
ASUSTek COMPUTER INC.		Engineer: <b>RAY</b>	
Size	Project Name		Rev
A2	<b>SkyLake VC</b>		01.00
Date: <b>Tuesday, July 24, 2018</b>		Sheet	28 of 138

+VDDQ Power Monitor

+VCCGT Power Monitor

+5V Power Monitor

+VCCSA Power Monitor

+VCORE Power Monitor

+1.05V\_A Power Monitor

+VCCIO Power Monitor

+5VSB\_ATX Power Monitor

A1	A0	Address
Gnd	Gnd	1000000 ; 40
Gnd	Vcc	1000001 ; 41
Gnd	SDA	1000010 ; 42
Gnd	SCL	1000011 ; 43
Vcc	Gnd	1000100 ; 44
Vcc	Vcc	1000101 ; 45
Vcc	SDA	1000110 ; 46
Vcc	SCL	1000111 ; 47
SDA	Gnd	1001000 ; 48
SDA	Vcc	1001001 ; 49
SDA	SDA	1001010 ; 4A
SDA	SCL	1001011 ; 4B
SCL	Gnd	1001100 ; 4C
SCL	Vcc	1001101 ; 4D
SCL	SDA	1001110 ; 4E
SCL	SCL	1001111 ; 4F

+5VSB

+5V

+3V


+3VSB\_ATX Power Monitor

<Variant Name>

Remove XMP/EPU/TPU


<Variant Name>

		Title : <b>TPU,EPU,TPM,XMP</b>	
ASUSTek Computer Inc.		Engineer: <b>Aaron_Su</b>	
Size <b>A2</b>	Project Name <b>Z390 Golden board</b>		Rev <b>R1.00</b>
Date: <b>Tuesday, July 24, 2018</b>		Sheet <b>30</b> of <b>139</b>	











Channel A  
8 Layer routing
















ILM1




ILM1

ILM2



ILM2








Change BOM (R1.02)


1. ILM + COVER P/N : 13020-00061900


2. BACKPLATE P/N : 13020-00062000 (替代料 13020-00061300)

各别加入 BOM 内, Location 皆为 ILM1 , ILM2























2017.11.29:Rename SPI netname





ESPI Flash sharing mode  
0:Master ATTACHED FLASH SHARING  
1:SLAVE ATTACHED FLASH SHARING  
PCH HAS INTERNAL WEAK PU












Back U31G2\_12  
Re-driver  
Type A

Back U31G2\_3  
Re-driver  
Type A

Back U31G2\_4  
ASMI562  
Type C





Front U31G2\_5  
Re-driver  
Type C (正反面)




2X4\_POWER\_DETECT change to S10









If use CNVi => SR354 Remove/ WR315 stuff  
If don't use CNVi =>SR354 stuff





If use CNVi => SR760 Remove/ SR313 stuff  
If don't use CNVi =>SR760 stuff




If use CNVi => SR761 Remove/ WR314 stuff  
If don't use CNVi =>SR761 stuff



If use CNVi => SR759 Remove/ SR312 stuff  
If don't CNVi =>SR759 stuff









```

6/15 simplified for channel boards
6/18 connect with GP1025 for led work immediately
when power on

```

















<Variant Name>

Layout to 0603



<Variant Name>




<Variant Name>

Support Gen3

X\_WAKE#

實在18脚Pull-Up-high



Z390-A請用12003-00036000



SLOT 顏色
PCIEX16_1
LIGHT GRAY

PRST# PIN	Netname修改
使用此功能 (請確認SB端是否要Pull-high)	請將PIN B17,B31,B48,B81 netname 改為X_1X16PRST#.
不使用此功能,且不 support SLOTT_WARN & SDVO線路 (請確認SB端是否要Pull-high or Pull-down)	請將PIN B17,B31,B48,B81 netname 改為GND.
Only support SDVO線路	PIN B17 -> X_SDVO_CLK PIN B31 -> X_SDVO_DATA PIN B48 -> X_EXP_SM




<Variant Name> Title : PCIEX16\_1(LIGHT GRAY)







請維持線路default netname.



### S\_SMBCLK\_PCI & S\_SMBDATA\_PCI

需接至SB SBus (吃standby power)



### X\_WAKER#

需在SB端Pull-high

PRSTN# PIN	Netname修改
使用此功能 (請確認SB端是否要Pull-high)	請維持線路default netname.
不使用此功能 (請確認SB端是否要Pull-high or Pull-down)	請將PIN B17 netname 改為GND.

<Variant Name>




	Connector: 顏色
SATA6G_123456	LIGHT GRAY
	BROWN







↑port (SATA6G\_1,3,5/port 0,2,4)

↑port (SATA6G\_2,4,6/port 1,3,5)


R/A Connector:擺放與板端切齊，  
如上面黑色箭頭處。



	Connector: 顏色
SATA6G_123456	LIGHT GRAY
	NAVY BLUE



For add-in card only in X16\_1 & X16\_2



ALL CFG 1 = NO TERMINATION ON BOARD DEFAULT HIGH  
ALL CFG 0 = PHYSICAL STRAP LOW ON BOARD

CoffeLake Strap Table Rev 0.5


All Have Internal Pull-Ups +VCCIO

CFG	H = 1	L = 0	Description
0	Normal	STALL	EAR
1			Reserved
2	Normal	Lane Reverse	PCIEX16 Lane Reversal
3			Reserved
4	disable	enable	eDP
5	PCIE Config	PCIE Config	SEL[0]
6	PCIE Config	PCIE Config	SEL[1]
7	RESET#	BIOS REQ	PEG Training
8-19			Reserved

**CFG[6:5]: PCI Express\* Bifurcation**



- 00 = 1 x8, 2 x4 PCI Express\*
- 01 = reserved
- 10 = 2 x8 PCI Express\*
- 11 = 1 x16 PCI Express\*


<Variant Name>



Sel Pin	Function	
L	N_in to N_outa	PCIEX16_2
H	N_in to N_outb	PCIEX16_1


3.3V for 1440 new version  
1.8V for 1440 old version






Sel Pin		Function
L	N_in to N_outa	SATA_56(Default)
H	N_in to N_outb	PCIEX4_3


PCIEX4\_3 & SATA6G\_56 Switching










Layout Guide:  
 1.) Place the input capacitor(s) near the VCCB pin as close as possible.  
 2.) Output decoupling capacitor(s) have to be placed near the load as close as possible for decoupling high frequency ripple.  
 3.) Keep VCCB and DP\_PWR traces wide and short.  
 4.) The GND should be connected to a strong ground plane for heat sink



<Variant Name>




2016.03.10 Remove VGA Connector



## 7. HDMI AND DP PIN ASSIGNMENTS:

HDMI			
PIN NO.	SIGNAL ASSIGNMENT	PIN NO.	SIGNAL ASSIGNMENT
P1	TMDS DATA2+	P2	TMDS DATA2 SHIELD
P3	TMDS DATA2-	P4	TMDS DATA1+
P5	TMDS DATA1 SHIELD	P6	TMDS DATA1-
P7	TMDS DATA0+	P8	TMDS DATA0 SHIELD
P9	TMDS DATA0-	P10	TMDS CLOCK+
P11	TMDS CLOCK SHIELD	P12	TMDS CLOCK-
P13	CEC	P14	RESERVED (ON-CHIP DEVICE)
P15	SCL	P16	SDA
P17	DDC/CEC GROUND	P18	+5V POWER
P19	HOT PLUG DETECT		

DISPLAYPORT		
PIN NUMBER	SOURCE-SIDE PIN ASSIGNMENT	SINK-SIDE PIN ASSIGNMENT
P1	ML Lane 0(p)	ML Lane 3(n)
P2	GND	GND
P3	ML Lane 0(n)	ML Lane 3(p)
P4	ML Lane 1(p)	ML Lane 2(n)
P5	GND	GND
P6	ML Lane 1(n)	ML Lane 2(p)
P7	ML Lane 2(p)	ML Lane 1(n)
P8	GND	GND
P9	ML Lane 2(n)	ML Lane 1(p)
P10	ML Lane 3(p)	ML Lane 0(n)
P11	GND	GND
P12	ML Lane 3(n)	ML Lane 0(p)
P13	CONFIG1	CONFIG1
P14	CONFIG2	CONFIG2
P15	AUX CH (p)	AUX CH (p)
P16	GND	GND
P17	AUX CH (n)	AUX CH (n)
P18	HOT PLUG DETECT	HOT PLUG DETECT
P19	RETURN	RETURN
P20	DP PWR	DP PWR



\*Internal Name\*



### Connect to Connector

The diagram shows the connection of the O\_KBMS\_5V\_L pin to a connector. The pin is connected to a 5V supply. The O\_KB\_CLK\_L and O\_KB\_DATA\_L pins are connected to a connector. The connector is labeled O\_KBMS\_5V\_L. The pins are connected to a connector labeled O\_KBMS\_5V\_L. The pins are connected to a connector labeled O\_KBMS\_5V\_L.





(B)

7


3. 選擇1, By Project 需求:

1. 如無Onboard KBMS connector , 請保留(C)框, 刪除(A)(B)框.
2. 如connector只有一個KBMS孔 請留(A)框, 刪除(B)(C)框.
3. 如connector分別各有一個KB, 一個MOS孔, 請留(A)(B)框, 刪除(C)框.






RING Function






COM

Box Header



有COM PORT Header的Model需上此線路，  
避免關機時PME#意外被觸發的issue。

<Variant Name>




Q\_CODE\_High byte

Q\_CODE\_low byte


<Variant Name>

MODE_Ctrl		CF_F1_Ctrl		Mode	
GPIO8	PWM mode	0	PWM Mode	PWMOUT follows PWMIN	
GPIO5	DC Mode	1	DC Mode		
GPIO (Floating Default)	Auto-detection			PWMOUT outputs 0V (extreme quiet mode)	


### CPU\_FAN




### CPU\_OPT FAN



### CHA\_FAN1




### CHA\_FAN2




### CHA\_FAN3 / M.2\_FAN 二擇一

### M.2\_FAN







### H\_AMP FAN

### W\_PUMP+



### AIO\_PUMP





#### PCIE IF

C\_PCIE\_L1#  
C\_PCIE\_L1#  
X\_L1X1\_RXP  
X\_L1X1\_RXN  
X\_L1X1\_TXP  
X\_L1X1\_TXN

L1\_SMBCLK  
L1\_SMBDATA

L1\_LAN\_DISABLE#

#### L1\_SMBCLK & L1\_SMBDATA

Connect to PCH SMLDATA / GPP\_C4 and SMLCLK / GPP\_C3 and need to pull-up 499ohm resistors to at PCH side. The PHY SMBus address is 3VSB\_C8

#### L1\_LAN\_DISABLE#

Connect to PCH LANPHYPC / GPP11 and LANPHYPC can only be driven low if SLP\_LAN# is deasserted.

#### CLK\_REQ\_N


1. 需要與PCIE CLK為同一組  
2. Pull up power well需要與PCH相同

CLK\_REQ1\_LAN#

S\_PLTRST#

#### Internal SVR

Maximum voltage ripple = 50mV  
SW is 200Hz  
110mA @ 50



#### L1\_CTRLP

請注意灰框net為switching power noise較大的地方  
1. 所有訊號需距離灰框net至少30 mil  
2. 所有訊號請勿reference該power plane  
3. 該power net與reference GND plane並與其他GND切割, follow switching power phase的走線  
4. L1I1元件中間請勿走線  
5. L1\_CTRLP長度勿超過100mil, 越短越好












Table 20-4. Power Plane and States for Input Signals

Signal Name	Power Plane	During Reset	Immediately After Reset	SS/SA/SS	Deep-Six
LAN_WAKE# / GPD2	SSW	Undriven	Undriven	Undriven	Undriven / Internal Pull-Down


Notes:  
1. Configurable  
2. Configurable based on PMIC configuration bit.  
3. (GPI will be driven by platform in DeepSix) > Undriven  
4. (GPI will NOT be driven by platform in DeepSix) -> Internal pull-down (135k-40k) enabled



MD0 and MD1 不共用 ESD part ,follow Intel 建議




Choose a proper LAN Connector in page Back I/O Connector



<Variant Name>


請務必搭配使用本分線路的空包彈LAN CONNECTOR.



<Variant Name>


## HW Strapping

PWR&amp;PWRGD Ready後, 1.8mS內會完成所有Latch H/W Strapping



SEL\_CLK Function Select Table

SEL_CLK	A1/C1318	A2/C1319
0	SEL_CLK	SEL_CLK
1	SEL_CLK	SEL_CLK




CPU Frequency Selection Table

HW_FREQ	VDD_SEL	CC1/CC1318	CC2/CC1319	CC3/CC14
0	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
1	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
2	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
3	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
4	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
5	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
6	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
7	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
8	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
9	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
10	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
11	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
12	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
13	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
14	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
15	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
16	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
17	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
18	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
19	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
20	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
21	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
22	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
23	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
24	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
25	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
26	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
27	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
28	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
29	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
30	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK
31	SEL_CLK	SEL_CLK	SEL_CLK	SEL_CLK


Default by hardware latch

## Note:

綠紅燈可改netname和tune 值  
標框可選Option


EC GPIO (PP, Standby power)  
Default: GPIO Low (Clock Gen. 有電)  
Reset Clock Gen: GPIO High

CLK\_GEN在0.1B有電  
(操作電流max約100mA)








## Sequency

在電路板上提供Clock Input需額外考慮時序因素:  
原時序: +VDD\_CLK\_B -> CLK Input -> PWRGD  
新時序: PWRGD -> CLK Input -> +VDD\_CLK\_B





Device Slave Address: 0xD2





※390 導入d版末ic 06037-00200300


06037-00200300 (Rev.02, 2015.1)



Only KB3728 Support

DIMM.2

Thermal Detect




INTRUDER test

Only KB3728 Support

THERMALTRIP

Only KB3728 Support



~(Blank Name)~




僅一組Waterflow機種


Water Block(WB)一體式水冷




漏水偵測






<Variant Name>

		Title : KB3724_EC1_Z390	
ASUS Ta Computer Inc.		Engineer: Roy hu	
Size	Project Name		Rev
A2	Standard Circuit		0.1A
Date	Tuesday, July 24, 2018	Sheet	0 of 4


## 24 Pin ATX Connector



Bypass/EMI Capacitor




## 8 Pin +12V Connector




USED TO DETECT 2X4 PRESENCE

<Variant Name>

Screw Hole



ATX轉換s11988



Fiducial Mask  
(光學點)


光學點需要10顆，  
LayoutD2D會依空間大小及版本需求  
擺放所需的光學點  
所以這種光學點都需畫入線路中，  
最後再做刪除。

大顆光學點

小顆光學點

大顆十字光學點

小顆十字光學點



12 inch

(X,Y)=(0,0)

<9.6 inch

9.6 inch

Screw Select

	Standard (12 x 9.6)	scale down (12 x <9.6)
H1	✓	✓
H2	✓	✓
H3	✓	✓
H4	✓	✓
H5	✓	✓
H6	✓	✓
H7	✓	✗
H8	✓	✗
H9	✓	✗

MB SCREW FOOTPRINT

MB\_HOLE\_140\_T\_LF3




MB\_HOLE\_140\_T\_U\_LF3



MB\_HOLE\_140\_T\_R\_LF3





MB\_HOLE\_140\_T\_OP\_LF3



<Variant Name>




Standard Circuit			
BIOS	SPI		
REV.	F1_0.5B		
SPI	/X/SPI_SMD		






Using  
+3VSB,  
+3V,  
+1.8VSB,  
+1.8V  
depends on project spec.

12V06110010M for 水平插入SPI CARD  
mbs\_hd\_2x5p\_79\_k10\_pin\_1f3

12006V00023300 for 垂直插入SPI CARD  
mbs\_hd\_2x5p\_79\_k10\_1s\_1f3



5-Pin 这一面靠近SMD BIOS.  
使Header限制区刚好在SMD BIOS上方.




KABALAKE:  
05006-00090400 128M SPI  
05006-00091900 128M SPI  
AMD:  
05006-00092200 128M SPI  
05006-00092400 128M SPI

<Variant Name>

<b>ASUS</b>		Title : SINGLE BIOS_SPI SMD-1	
ASUSTek COMPUTER INC.		Engineer: Eagle Liu	
Size A3	Project Name	Standard Circuit	Rev 0.5B
Date: Tuesday, July 24, 2018		Sheet	104 of 129


Front Panel 20-3pin Colay 20-5 pin



Channel intruder support	Fingerprint I/O	實際上料 Front Panel I/O	ROM option
支援	20-3 Pin 12004-00201700	20-3 Pin 12004-00201700	紅框內線路上有
不支援 (預置不上)	20-3 Pin 12004-00201700	20-3 Pin 12004-00202000	紅框內線路為 /X 預置不上
不支援	20-3 Pin 12004-00202000	20-3 Pin 12004-00202000	無紅框內線路

若使用 **Classify LED**, 把 **PNP Button** + **NKT Button** 移除;  
若使用 **PNP Button** + **NKT Button**, 把 **Classify LED** 移除.

### RST Button



HD\_LED



```
Change the net name to combine the MD LED active
```


```
請按照下列 net name 修改:
```

```
T1_RXLED#
T2_RXLED#

W3_RXLED#
W3_2_RXLED#
--
```

用不到的 net 請delete,重訂。

### For Stealth mode







**Pinout Diagram for BOX\_HD\_2X6P\_K5**

Pin	Signal	Power
1	GND	
2	O3_SMB2_CLK	
3	O3_SMB2_DATA	
4	+3VSB	3.3V
5	OC_INT#	
6	+5VSB_OSD	5.0V
7	+5V	5.0V
8	OC_PLUG#	
9	GND	
10	GND	
11	GND	
12	GND	



Connector: BOX\_HD\_2X6P\_K5  
Signal: /SMBUS

2015.03.23 Change ROG\_EXT part.








OC PANEL X  
定位用, 不正件










M.2\_1(SOCKET3)




P8277-V DELUXE R1.00



請注意所選用的PWR rail需follow CNVI sequence需求, +3VSB\_WIFI\_BT2需ready後, RSMRST#才能ready




Standard Name






WIFI

50




<Variant Name>

2x7 Pin TPM Header



BOM	TPM Header	Onboard TPM
N/A	mount	mount
/X	unmount	unmount
/TPM HEADER	mount	unmount
/TPM IC	unmount	mount


<Variant Name>



**NOTE:**


TB_Header	TB	SIO 6791D mapping	Function
Pin1	TB_FORCE_PWR	GP11	1.Security level setting 2.TBR200 for 當沒插cable時用於detect 為High level 沒插device . for BIOS detect TBT AIC 用.


TB_Header	TB	Z97 / X99 PCH mapping	Function
Pin2	TB_CIO_PLUG_EVENT	connector to GPIO11 and GPIO0 . 請使用0 ohm for option , default option is GPIO0	Hot plug event
Pin3	S_SLPS3#	connect to PCH SLP_S3#	Sx Entry/Exit Flow for RR/FR Host
Pin4	S_SLPS5#	connect to PCH SLP_S5#	for +TB_VCC3V3 power enable /disable
Pin5	GND	N/A	1.GND 2.For AIC卡與TB Header接上時將AIC 上 Warning LED#拉掉



Z97\_R1.01

<Variant Name>

		Title : CPU_OV	
ASUSTek Computer Inc.		Engineer: Eason	
Size A	Project Name Z270-STRIX		Rev 1.02
Date: Tuesday, July 24, 2018		Sheet 117	of 123




- A. Delete the Re-Driver IC which is not needed by Project
- B. Modify Input USB 3.1 TX/RX Signal Net Name by Project
- C. Modify Output USB 3.1 TX/RX Signal Net Name by Project
- D. Choose PI3EQX1004 Power Solution by PI3EQX1004 count

If U1U41 TXRX output signals send to ASM1543, UU41C34 & UU41C35 change from 11V23222416150 to 11V232334150 & mount UU41R34, UU41R35, otherwise could delete UU41R34, UU41R35

If U1U41 TXRX output signals send to ASM1543, UU41C26 & UU41C27 change from 11V23222416150 to 11V232334150 & mount UU41R26, UU41R27, otherwise could delete UU41R26, UU41R27

J. If UU43 TXB output signals send to ASM1543, UU43C26 & UU43C27 change from 11V232222416150 to 11V232334150 & mount UU43R26, UU43R27, otherwise could delete UU43R26, UU43R27

3.3V for PI3EQX1004, 340mA/pcs@S0

[illegible][illegible]


請確認是否為 USB3.1GEN1 或 GEN2  
1. GEN1 請選擇 2.6A/GEN2 請選擇 3.5A  
2. 兩個 port 共用一線 DCC# & VBUS PWR  
3. 確認 connector VBUS PWR  
netname 是否一致

請依 PES 需求選擇 DIP CAP type  
請 RD 做 BOM 時, 手動刪除不需要的料件


#### Connect to Chipset



#### Connect to Redriver or Retimer



#### Connect to Redriver or Retimer




ASUS PIN ESD SPEC  
Back I/O : +/- 8KV  
Front I/O : +/- 10KV

ESD 橋樑選擇方式:

組合	橋樑	A	B	C
Front I/O		Keep	Keep	Delete
Back I/O layout 空間夠		Keep	Keep	Delete
Back I/O layout 空間不夠		Keep	Delete	Delete
Back I/O layout 空間不夠 且 Pin ESD 打不過 10KV		Delete	Delete	Keep

#### Connect to Connector



#### USB1



#### USB2




U31 GEN2 & GEN1 PIN ESD 橋樑選擇方式:

組合	橋樑	A	B
U31 GEN 2 PIN ESD		Keep	Delete
U31 GEN 1 PIN ESD		Delete	Keep


#### USB2.0 Guard

預防 PCH USB2 Signal 被 Device 高壓 damaged 問題



#### A U31GEN2 PIN ESD

Port 1



#### B U31GEN1 PIN ESD


#### A U31GEN2 PIN ESD

Port 2



#### B U31GEN1 PIN ESD

Port 1,2



\*Forward Name:



請確認是否為 USB3.1GEN1 或 GEN2  
1. GEN1 請選擇 2.6A/GEN2 請選擇 3.5A  
2. 兩個port 共用一組 OC# & VBUS PWR  
3. 確認 connector VBUS PWR  
netname 是否一致

請依 PES 需求選擇 DIP CAP type  
請 RD 做 BOM 時, 手動刪除不需要的料件


### Connect to Chipset



### Connect to Redriver or Retimer




### Connect to Connector



### USB3


### USB2.0 Guard

預防 PCH USB2 Signal 被 Device 高壓 damaged 問題



### U31 GEN2 & GEN1 PIN ESD 橋樑選擇方式:

組合 \ 橋樑	A	B
U31 GEN2 PIN ESD	Keep	Delete
U31 GEN1 PIN ESD	Delete	Keep




### Port 3

### ESD 橋樑選擇方式:

組合 \ 橋樑	A	B	C
Front IO	Keep	Keep	Delete
Back IO layout 空間夠	Keep	Keep	Delete
Back IO layout 空間不夠	Keep	Delete	Delete
Back IO layout 空間不夠 且 Pin ESD 打不過 50V	Delete	Delete	Keep

### Port 3,4



Standard Name



請確認是否為 USB3.1GEN1 或 GEN2  
1. GEN1 請選擇 2.6A/GEN2 請選擇 3.5A  
2. 兩個 port 共用一組 OC# & VBUS PWR  
3. 確認 connector VBUS PWR  
netname 是否一致

請依 PES 需求選擇 DIP CAP type  
請 RD 做 BOM 時, 手動刪除不需要的料件



#### Connect to Chipset

U\_USB0CH

#### Connect to Redriver or Retimer



#### Connect to Redriver or Retimer




ASUS PIN ESD SPEC  
Back I/O : +/- 8KV  
Front I/O : +/- 10KV

ESD 橋樑選擇方式:

組合 \ 橋樑	A	B	C
Front I/O	Keep	Keep	Delete
Back I/O layout 空間夠	Keep	Keep	Delete
Back I/O layout 空間不夠	Keep	Delete	Delete
Back I/O layout 空間不夠 且 Pin ESD 打不過 8KV	Delete	Delete	Keep

#### Connect to Connector




#### USB5

#### USB6

UR88-UR91 U31R131-U31R138  
UR151-UR154


#### USB2.0 Guard

預防 PCH USB2 Signal 被 Device 高壓 damaged 問題




U31 GEN2 & GEN1 PIN ESD 橋樑選擇方式:


組合 \ 橋樑	A	B
U31 GEN2 PIN ESD	Keep	Delete
U31 GEN1 PIN ESD	Delete	Keep



#### Port 5



#### Port 6




#### Port 5,6


\*Board Name:



請依PES需求選擇DIP CAP type  
請RD做BOM時,手動刪除不需要的料件





Symbol 修改為:  
reference挖空



ESD橘框選擇方式:


### Port 7,8

[illegible]

## USB8




## 預防PCH USB2 Signal被Device高壓damaged問題




**PCH USB3.0**  
 1. 900 mA for each port  
 2. 每個port共用一條OC# & VBUS PWR  
 3. 確認connector VBUS PWR  
 netname是否一致

請依PES需求選擇DIP CAP type  
 請RD做BOM時,手動刪除不需要的料件




### Connect to Connector



USB163-USB166  
 USB171-USB174


### USB2.0 Guard

預防PCH USB2 Signal被Device高壓damaged問題



### Connect to Chipset


### Port 9



### USB9

Symbol 修改為Pad  
 reference挖空

### Port 10




### USB10

ASUS PIN ESD SPEC  
 Back I/O : +/- 8KV  
 Front I/O : +/- 10KV

ESD 橋樑選擇方式:

橋樑	A	B	C
Front I/O	Keep	Keep	Delete
Back I/O layout空間夠	Keep	Keep	Delete
Back I/O layout空間不夠	Keep	Delete	Delete
Back I/O layout空間不夠 且Pin ESD打不過10KV	Delete	Delete	Keep

### Port 9,10



\*Standard Name\*

ASUS		Title : CHIPSET U3_Port10	
ASUS INNOVATION INC.		Engineer: Brian Haleh	
Rev: A2	Project Name: Standard Circuit	Rev: 2.1	
Date: Tuesday, July 24, 2018	Page: 13	of 13	


## 2.1

## Connect to Connector



## USB2.0 Guard


## 預防PCH USB2 Signal被Device高壓damaged問題



**USB1314**

## Connect to Chipset

### Port 11,12




請依PES需求選擇DIP CAP type  
請RD做BOM時,手動刪除不需要的料件

**ASUS PIN ESD SPEC**  
Back I/O : +/- 8KV  
Front I/O : +/- 10KV


ESD橋框選擇方式:

組合 \ 機能	A	B	C
Front I/O	Keep	Keep	Delete
Back I/O layout空間同	Keep	Keep	Delete
Back I/O layout空間不同	Keep	Delete	Delete
Back I/O layout空間不同 且Pin ESD打不通ISKV	Delete	Delete	Keep

## Port 11,12







## Port 13,14



# Port A : Type C Connector

## USB2.0 EMI-Protection





GPIO for PE tool detect 請使用 MAIN Power GPI

Device	GPIO Pin	GPIO Name	GPIO Pin
Device 1	GPIO Pin 1	GPIO Name 1	GPIO Pin 2
Device 2	GPIO Pin 3	GPIO Name 3	GPIO Pin 4





請參見PCH GPIO (XBL) : GPP\_D15












請參見PCH GPIO (XBL) : GPP\_D16




<Variant Name>

<b>ASUS</b>		Title : <b>USB2.0 Hub(GL852)</b>	
ASUSTeK COMPUTER INC		Engineer: <b>Aaron_Su</b>	
Size A4	Project Name <b>Z390 Golden board</b>		Rev 1.0
Date: Tuesday, July 24, 2018	Sheet 74 of 129		











Standard Circuit	
AUDIO	ALC1220
REV.	A_2.13

ALC1220 /X/AUDIO

Front Panel




Back Panel  
7.1 Channel Connector(示意圖)




橘			藍
黑			綠
灰			粉紅

Back Panel  
5.1Channel Connector  
+SPDIF OUT(Optional)(示意圖)




橘			藍
黑			綠
SPDIF OUT (Optical)			粉紅

SPDIF OUT (Optical)(示意圖)




<Variant Name>

		Title :	ALC1220-2(Connector)
ASUSTek Computer Inc.		Engineer:	Ben Hsieh
Size	Project Name	Standard Circiut	
A3		Rev	2.13
Date: Tuesday, July 24, 2018		Sheet	7 of 10




SELET_CH_P	SELET_CH_N	MOS A&C	MOS B	
-12V	-12V	Off	Off	De-POP for Power On & Power Off
+12V	-12V	On	Off	Impedance sensing for Lout Jack
-12V	+12V	Off	On	Impedance sensing for HP Jack
+12V	+12V	On	On	Not Allowed



MUTE POP




EPAD	
Before Enter OS	Low
After Enter OS	High



For Strix




For Strix




<Core Design>




請依PES是否有上LDO 選擇相對應線路




<Variant Name>



Back Panel 5.1Channel Connector  
+SPDIF OUT (Optical)




Front Panel



Pin ESD spec (自Z370起spec)


Line Out	Headphone	Center	Surrund	Front Mic	Line In	Back Mic
5KV	5KV	4.5KV	4.5KV	5KV	4.5KV	5KV

For ALC1220 B2 : 所有Varistor皆需上件



<Variant Name>

10 mil



<Variant Name>



Title : +VCCCMP/+VCCIO\_G

ASUSTEK COMPUTER INC








Engineer: Aaron\_Su

Size A3	Project Name <b>Z390 Golden board</b>	Rev 0.1A
------------	--	-------------

Date: Tuesday, July 24, 2018


Sheet 134 of 139

VCCIO







Title		
<Title>		
Size	Document Number	Rev
A	Z390 Golden board	<RevCode>
Date:	Tuesday, July 24, 2018	Sheet 144 of 139

# ASUS PCB Logo






PCB MADE IN CHINA



因應歐盟針對無線指令的修改,有Wi-Fi機種也請選用CE



無Wi-Fi機種請選用CE




Dxxxxxx  
RoHS

文字在右方



Dxxxxxx  
RoHS

文字在下方



CAN ICES-3 ( B )/NMB-3( B )

# ASUS Logo



M/B Default請選擇此Symbol (5.5mm)

<Variant Name>


		Title : PCB Logo	
ASUSTEK COMPUTER INC		Engineer: Kell_Huang	
Size A3	Project Name Silkscreen	Rev 0.2G	
Date: Tuesday, July 24, 2018	Sheet	114	of 129



# ASUS PCB Logo

## DRAM Slot Naming Rule


DIMM slot “\*” 命名方式, 若 MR team 建議先插  
1. DIMM\_x1 就叫做 DIMM\_A1\_STAR, DIMM\_B1\_STAR ... 以此類推  
2. DIMM\_x2 就叫做 DIMM\_A2\_STAR, DIMM\_B2\_STAR ... 以此類推  
3.RD請與MR確認後提Modify給Layout確認\*\*擺放位置



## 烏克蘭LOGO



## KCC Logo



\*\*出圖前請與SPM確認KCC LOGO和FCC LOGO已更新到最新版本

PCIE	SATA	IRST	料號
"X4" or "X2"	"V" or "X"	"V" or "X"	
X4	V	V	temp_M01_000320

PCIE	SATA	IRST	料號
"X4" or "X2"	"V" or "X"	"V" or "X"	
X2	V	V	temp_T_001453

PCIE	SATA	IRST	料號
"X4" or "X2"	"V" or "X"	"V" or "X"	
X4	X	V	temp_T_001454

PCIE	SATA	IRST	料號
"X4" or "X2"	"V" or "X"	"V" or "X"	
X2	X	V	temp_T_001455

PCIE	SATA	IRST	料號
"X4" or "X2"	"V" or "X"	"V" or "X"	
X4	X	X	temp_T_001456

PCIE	SATA	IRST	料號
"X4" or "X2"	"V" or "X"	"V" or "X"	
X2	X	X	temp_T_001457

PCIE	SATA	IRST	料號
"X4" or "X2"	"V" or "X"	"V" or "X"	
X	V	X	temp_T_001458

PCIE	SATA	IRST	料號
"X4" or "X2"	"V" or "X"	"V" or "X"	
X4	V	X	temp_T_001486

PCIE	SATA	IRST	料號
"X4" or "X2"	"V" or "X"	"V" or "X"	
X2	V	X	temp_T_001487

請依PES選擇相對應文字框及修改流水號

M2_1			
PCIE	SATA	IRST	
X4	V	V	


M2_1	
/X	

M2_2			
PCIE	SATA	IRST	
X4	X	V	

M2_3	
/X	

<Variant Name>

		Title : M2_TEXT	
ASUSTEK COMPUTER INC		Engineer: Grace Wu	
Size A3	Project Name Silkscreen		Rev 0.2F
Date: Tuesday, July 24, 2018		Sheet	113 of 129



©2016 ASUS

		Title : ST072CB(No OLED)	
ASUSTek Computer Inc.		Engineer: Kalzer_Luo	
Size	Project Name		
Custom:	LED Standard Circuit		
Date:	Yuesday, July 24, 2018	Sheet	3 of 13

1. L201 燈管 < 4 燈，可接線方式 (請依燈管選擇 L201 燈管型及規格，不要參照分線制圖)

L201 燈管分線圖



L201 燈管分線圖

請參照以下方式接線

- 燈管
- 1. L201
  - 2. W80
  - 3. W80
  - 4. W80
  - 5. W80
  - 6. W80
  - 7. W80
  - 8. W80
  - 9. W80
  - 10. W80
  - 11. Light Bar

- 燈管
- 1. L201
  - 2. W80
  - 3. W80
  - 4. W80
  - 5. W80
  - 6. W80
  - 7. W80
  - 8. W80
  - 9. W80
  - 10. W80
  - 11. Light Bar

2. L201 燈管大於 4 燈，但不超過 10 燈的分線圖式

(請依燈管選擇 L201 燈管型及規格，不要參照分線制圖)

L201 燈管分線圖



L201 燈管分線圖

請參照以下方式接線

- 燈管
- 1. L201
  - 2. W80
  - 3. W80
  - 4. W80
  - 5. W80
  - 6. W80
  - 7. W80
  - 8. W80
  - 9. W80
  - 10. W80
  - 11. Light Bar

- 燈管
- 1. L201
  - 2. W80
  - 3. W80
  - 4. W80
  - 5. W80
  - 6. W80
  - 7. W80
  - 8. W80
  - 9. W80
  - 10. W80
  - 11. Light Bar

3. L201 燈管大於 10 燈

(請依燈管選擇 L201 燈管型及規格，不要參照分線制圖)

L201 燈管分線圖



L201 燈管分線圖


請參照以下方式接線

- 燈管
- 1. L201
  - 2. W80
  - 3. W80
  - 4. W80
  - 5. W80
  - 6. W80
  - 7. W80
  - 8. W80
  - 9. W80
  - 10. W80
  - 11. Light Bar

- 燈管
- 1. L201
  - 2. W80
  - 3. W80
  - 4. W80
  - 5. W80
  - 6. W80
  - 7. W80
  - 8. W80
  - 9. W80
  - 10. W80
  - 11. Light Bar

4. 外燈一般燈管的接線

5. 兩組燈管以上之接線



6. 外燈 L201 燈管的接線

(請參照)

請參照燈管及外燈 L201 燈管的接線

L201 燈管分線圖

請參照以下方式接線

- 燈管
- 1. L201
  - 2. W80
  - 3. W80
  - 4. W80
  - 5. W80
  - 6. W80
  - 7. W80
  - 8. W80
  - 9. W80
  - 10. W80
  - 11. Light Bar

- 燈管
- 1. L201
  - 2. W80
  - 3. W80
  - 4. W80
  - 5. W80
  - 6. W80
  - 7. W80
  - 8. W80
  - 9. W80
  - 10. W80
  - 11. Light Bar

Connection 燈管及 L201 燈管

(請參照)

- L2011-00777020 100mm 燈管及 L201
- L2011-00777020 200mm 燈管及 L201
- L2011-00777020 300mm 燈管及 L201
- L2011-00777020 400mm 燈管及 L201
- L2011-00777020 500mm 燈管及 L201
- L2011-00777020 600mm 燈管及 L201
- L2011-00777020 700mm 燈管及 L201

1.1.2.2 燈泡 < 4 燈 的接線方式 (請依燈泡選擇 L2 燈類型及數量，不要參照分線圖例)



1.1.2.3 燈泡大於 4 燈，但不超過 8 燈的接線方式 (請依燈泡選擇 L2 燈類型及數量，不要參照分線圖例)

1.1.2.4 燈泡大於 8 燈 (請依燈泡選擇 L2 燈類型及數量，不要參照分線圖例)

1. L2+连接器 < 4线 > 的连接方式

(请参照本连接器L2+连接器及引脚，不要弄错引脚顺序)



L2+连接器命名





L2+零件命名规则：  
请参照以下方式命名

例：L2+  
1. L2+  
2. L2+  
3. L2+  
4. L2+  
5. L2+  
6. L2+  
7. L2+  
8. L2+  
9. L2+  
10. L2+  
11. L2+  
12. L2+  
13. L2+  
14. L2+  
15. L2+  
16. L2+  
17. L2+  
18. L2+  
19. L2+  
20. L2+  
21. L2+  
22. L2+  
23. L2+  
24. L2+  
25. L2+  
26. L2+  
27. L2+  
28. L2+  
29. L2+  
30. L2+  
31. L2+  
32. L2+  
33. L2+  
34. L2+  
35. L2+  
36. L2+  
37. L2+  
38. L2+  
39. L2+  
40. L2+  
41. L2+  
42. L2+  
43. L2+  
44. L2+  
45. L2+  
46. L2+  
47. L2+  
48. L2+  
49. L2+  
50. L2+  
51. L2+  
52. L2+  
53. L2+  
54. L2+  
55. L2+  
56. L2+  
57. L2+  
58. L2+  
59. L2+  
60. L2+  
61. L2+  
62. L2+  
63. L2+  
64. L2+  
65. L2+  
66. L2+  
67. L2+  
68. L2+  
69. L2+  
70. L2+  
71. L2+  
72. L2+  
73. L2+  
74. L2+  
75. L2+  
76. L2+  
77. L2+  
78. L2+  
79. L2+  
80. L2+  
81. L2+  
82. L2+  
83. L2+  
84. L2+  
85. L2+  
86. L2+  
87. L2+  
88. L2+  
89. L2+  
90. L2+  
91. L2+  
92. L2+  
93. L2+  
94. L2+  
95. L2+  
96. L2+  
97. L2+  
98. L2+  
99. L2+  
100. L2+

例：L2+  
1. L2+  
2. L2+  
3. L2+  
4. L2+  
5. L2+  
6. L2+  
7. L2+  
8. L2+  
9. L2+  
10. L2+  
11. L2+  
12. L2+  
13. L2+  
14. L2+  
15. L2+  
16. L2+  
17. L2+  
18. L2+  
19. L2+  
20. L2+  
21. L2+  
22. L2+  
23. L2+  
24. L2+  
25. L2+  
26. L2+  
27. L2+  
28. L2+  
29. L2+  
30. L2+  
31. L2+  
32. L2+  
33. L2+  
34. L2+  
35. L2+  
36. L2+  
37. L2+  
38. L2+  
39. L2+  
40. L2+  
41. L2+  
42. L2+  
43. L2+  
44. L2+  
45. L2+  
46. L2+  
47. L2+  
48. L2+  
49. L2+  
50. L2+  
51. L2+  
52. L2+  
53. L2+  
54. L2+  
55. L2+  
56. L2+  
57. L2+  
58. L2+  
59. L2+  
60. L2+  
61. L2+  
62. L2+  
63. L2+  
64. L2+  
65. L2+  
66. L2+  
67. L2+  
68. L2+  
69. L2+  
70. L2+  
71. L2+  
72. L2+  
73. L2+  
74. L2+  
75. L2+  
76. L2+  
77. L2+  
78. L2+  
79. L2+  
80. L2+  
81. L2+  
82. L2+  
83. L2+  
84. L2+  
85. L2+  
86. L2+  
87. L2+  
88. L2+  
89. L2+  
90. L2+  
91. L2+  
92. L2+  
93. L2+  
94. L2+  
95. L2+  
96. L2+  
97. L2+  
98. L2+  
99. L2+  
100. L2+

2. L2+连接器4线+1线，但不包含+1线的连接方式

(请参照本连接器L2+连接器及引脚，不要弄错引脚顺序)



Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Tuesday, July 24, 2018	Sheet 1 of 1



1	CUSTOMER GFX
CRB_PCB_STYLE	
0	SV ADVANCE MENU
1	NORMAL MENU (DEFA

